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ABSTRACT
A general purpose interface for communication between a
DDP-116 Computer and an arbitrary input/output device was
designed and implemented. Its use and operation is described, both
from the viewpoint of a programmer and a device.
An additional digital logic system was constructed to multi-
plex the interface input/output lines with the servo loops of a seven-
axis remote manipulator.
A General Mills Model i00 manipulator was modified to give
it motions comparable to those of a PAR Model 3000.
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CHAPTER I
INTRODUCTION
Background
A Remote Manipulator or "mechanical arm r'as it is some-
times called, is a remotely controlled device that is commonly
used to perform tasks that a man cannot perform, either because
of his strength limitations or because the task is to be performed
in a man-alien environment such as a high radioactivity area.
One of the first and simplest remote manipulators was
probably a stick or tree branch with which prehistoric man stirred
his fire. This was a simple task which required a simple manipu-
lator and the simplest of controls.
As the complexity of the task has increased the complexity
of the manipulator has increased also, to the point where the :'
control of the manipulator is many times a more formidable prob-
lem than the task itself.
This can be especially true in the case of a multiple axis
manipulator in which each axis must be positioned by an operator
so that the task may be performed. The positioning of several
axes and the performance of a task usually requires a highly skilled
operator, and may consume a considerable amount of time.
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The possibility of using a digital computer as an aid in
reducing the required operating time is currently under investigation
in the Digital Systems Laboratory at Case Institute of Technology,
In order that this investigation be conducted the experi-
mental system illustrated in Figure l has been implemented. It
consists of:
I. A Computer Control Company DDP 116 real-
time computer with a teletype input/output.
2. A digital communication and control channel.
3, An axis servo system with manual inputs !.
4. A seven-axis remote manipulator.
Thesis Area
The areas of the over-all system with which this thesis is
concerned are the digital communication and control channel and the
manipulator proper,
The digital channel is conveniently divided into two
sections: a general purpose section, called the General Purpose
1
P. W. Hammond, "A Computer Controlled Positioning System
for a Remote Manipulator", M.S. Thesis,
Case Institute of Technology, Cleveland,
Ohio, 1966.
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Interface, which may be used by a variety of Input/Output (I/O)
devices; and a special purpose section, called the Manipulator
Logic, which is particular to the operation of the manipulator.
These two sections are described in Chapters II and III respectively,
Chapter IV describes the manipulator and some of the
modifications that have been made to it.
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CHAPTER I!
THE GENERAL PURPOSE INTERFACE
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Introduction
This chapter and Appendix I form an entity within them-
selves. Sufficient information is presented to enable those with
only rudimentary knowledge of computer programming to connect
a system to the General Purpose Interface.
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To facilitate the understanding of the General Purpose
Interface a brief description of the DDP 116 Input/Output (I/O)
operation is given. A more complete discussion may be found in
the publications: Programmer s Reference Manual for the DDP 116
General Purpose Computer; arid Interface Manual for the DDP 116
General Purpose Computer. (both, Framingham: Computer
Control Company, 1965.)
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DDP I16 I/O Structure
The DDP 116 communicates with its I/O devices through an
input/output bus structure which consists of a sixteen line data
input bus, a sixteen line data output bus, a ten line address bus,
and several control lines. Table I lists these I/O bus lines. All
I/O devices time share these common lines, and each must be
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TABLE 1
DDP 116 INPUT/OUTPUT BUS LINES
Mnemonic
INB
_I-16"
OTB
_i-16
ADBI i_i 6 -
ADB
OCPXX-
OTPXX-
R R LXX -
Name
Input
Bus
Output
Bus
Address
Bus
Address
Bus
Output
Control
Pulse
D e Sc ripti0n
Transmits data from device interface to
c ompu te r ,
Transmits data from computer to device
interface.
Specifies I/0 device selected.
Specifies function selected device is
to perform,
Prepares device for a specific mode of
operation.
Output
Timing
Pul s e
Indicates time at which device interface
may take data from output bus.
Reset
Ready
Line
Timing pulse that signals the device
interface that an I/0 transfer has been
made.
DRLXX- Device
Ready
Line
Response to computer that device is
ready in the condition tested.
PILXX-
SMKIX -
DAL@3-
Priority
Interrupt
Priority
Interrupt
Mask
Line
Device
Address
Line
Device requests service from computer
in normal I/O control.
Pre-decoded output command that
indicates the OTB contains a new setting
for the interrupt mask flip-flop.
Signals device interface that a DMC I/0
transfer is to take place.
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Mnemonic
DIL¢3 -
ERLXX-
STOPX-
NCOXX-
MSTCL-
7
TABLE 1 (Continued)
Name Description
Device
Inte r rup t
Line
Device interface demands service from
computer in DMC control,
End of
Range
Line
Signal to device interface indicating
that the end of the memory block assigned
has been reached and that no further DMC
demands can be issued by the interface.
Stop
DMC
Line
Signals DMC that device cannot handle
any further I/0. Restores program
control in DMC block transfer mode.
System
Normalize
Conditions flip-flops in interface when
power is turned on.
Master
Clear
Conditions flip-flops in interface when
master clear button is pressed.
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equipped with a suitable control interface that will allow the
device to have access to the lines only while the computer is
communicating with it. A simplified diagram of the I/O structure
is shown in Figure 2.
The computer is responsible at all times for determining
which device is connected to the bus, and whether the function is a
data transfer, a sense status or a control command, In a typical
I/O operation the computer sends out on the address bus a six bit
device address and a four bit function code, Each device monitors
the address bus and, when its particular address appears, decodes
the function code to determine what function it is to perform. If
the function is a data transfer or a sense status, the device replies
with an indication of its condition and the computer takes the appro-
priate action based on the reply. If the function is a control com-
mand the device does not reply and the computer assumes the
command was executed.
The I/O functions are initiated by the I/O instructions
listed in Table 2. Bits seven through sixteen of the instruction
word are gated onto the address bus to form the device address
and function code. Bits one through six are used by the computer
to determine the operation. The instruction word format is
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Figure Z DDP 116 I/0 Structure
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TABLE 2
DDP-II6 I/0 INSTRUCTIONS
Mnemonic Op Code
OCP '14
SKS '34
OTA '74
INA '54
Description
Control command; used to send a pulse to
the device interface to establish a condi-
tion in the interface or device.
Sense status; used to test a condition in
the interface or device. If the condition is
true the DRLXX- line is grounded and the
next instruction is skipped. If DRLXX- is
not grounded the next instruction is exe-
cuted.
Outputs data word from the A register over
the output bus. Performs an SKS to deter-
mine if interface can take data. If the SKS
is true the computer issues OTPXX- and
RRLXX- and the next instruction is skipped.
Performs an SKS to determine if interface
has data. If the SKS is true the input
bus is strobed into the A register and the
next instruction is skipped.
_,_The symbol (') indicates an octal number.
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Op Code Function Device
Code Address
Figure 3 Instruction Word
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illustrated in Figure 3.
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Direct Multiplexed Channel (DMC) Control
DMC control is a hardware feature that permits data
transfers with a minimum of program control. Data transfers
are over the standard I/O bus with a block of memory that is
assigned by setting up its starting and terminating addresses in
standard memory locations. Once DMC control is initiated, by a
special control command, data transfers take place on demand
from the device, without program intervention.
Each device that is to use DMC control is assigned a
single DMC channel with its own address line and interrupt line.
Conditioning and testing of the device are done with the normal
control command (OCP) and sense status (SKS) instructions.
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When a DMC controlled device demands service the DMC
suspends programming at the end of the current instruction and
initiates a data transfer. The transfer can be either in a time-
sharing or block transfer mode. In the time-sharing mode pro-
gramming is resumed after a single word transfer is initiated,
In the block transfer mode program execution is suspended until
the entire memory block has been transferred.
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General Purpose Interface
The General Purpose Interface (GPI) provides a communi-
cation and control link between the DDP 1 16 and an arbitrary
external device. It is designed to relieve the device of most of
the logic requirements necessary for communication with the
computer. Address and function decoding are done within the GPI,
and discrete control command and sense status lines are provided
for the use of the device. A sixteen-bit buffer and a ready
flip-flop synchronize I/O transfers with the computer processing
cycles. DMC operation is also available.
Figure 4 shows the interconnecting lines between the com-
puter and the GPI, and the lines available to the device. Tables i,
3, and 4 list these lines and their uses.
Basically, I/O transfers take place in the following
manner: During an I/O cycle the computer determines the state
of the ready flip-flop, if it is set the computer assumes that an
I/O transfer has been made between the GPI and the device and
initiates an I/O transfer with the GPl. When the transfer is
completed the computer resets the ready flip-flop and goes on to
other programmed instructions. The device can also determine
the state of the ready flip-flop and if it is reset assume that an
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Mnemonic
OTD_I_ 16-
IFRDY -
IFDMC -
IFINX +
OCP@2-, OCP04-,
OCP05-, OCP@6-
TABLE 3
GPI OUTPUT LINES
Name Description
Output
Data
Transmits data from interface to
device.
Logical I 0 volt
Logical 0 -6 volt
Interface
Ready
Ready flip-flop, reset side.
Logical 1 0 volt
Logical 0 -6 volt
Interface
in DMC
C ontr ol
DMC flip-flop, reset side.
Logical 1 0 volt
Logical 0 -6 volt
Interface
in input
Mode
Input/output mode flip-flop.
Input -6 volt
Output 0 volt
Output
Control
Pulse
Discrete OCP lines for use of
device.
Active 0 volt
Quiescent -6 volt
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Mnemonics
IND#I - 16-
EXT,4-
EXT@I-, EXT#2-,
EXT¢3-, EXT#5-,
EXT,7-, EXT¢7-
IFSCD-
DIPXX-
SRDYX-
SHIFT
15
TABLE 4
GPI INPUT LINES
Name Description
Input
Data
Transmits data from device to
interface
Logical 1 0 volt
Logical 0 -6 volt
External
Line
Device activates PILXX- by
grounding this line.
External
Line
Conditions in device that are to
be tested are connected to these
lines.
Logical 1 0 volt
Logical 0 -6 volt
Inte rfa ce
S top
Code
Device resets IFDMC- and acti-
vates STOPX- when DAL#3- is
activated.
Logical 1 0 volt
Logical 0 -6 volt
Drop In
Pulse
Loads input data into GPI buffer.
Active 0 volt
Quiescent -6 volt
Set
Ready
Leading edge sets GPI buffers
to all ones in output mode.
Trailing edge sets the ready flip-
flop,
Active 0 volt
Quiescent -6 volt
Shift
Pulse
Trailing edge shifts contents
of GPI buffer one place to right
Active 0 volt
Quiescent -6 volt
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I/O transfer between the GPI and computer has been made. The
device then initiates an I/O transfer with the GPI and sets the
ready flip-flop on completion of the transfer.
Table 5 is a list of the I/O instructions pertinent to the use
of the Gl°I. The GPI address is '40 and it has been assigned mask
bit 8 and DMC channel 3.
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GPI Output Signal Characteristics
The GPI output lines listed in Table 3 are driven by
Computer Control Company PN-30 non-inverting power amplifiers.
These amplifiers have at1 output drive capability of 96ma into
2000pf of stray capacitance at the O volt (current driving) level.
Although some current may be drawn at the -6 volt 1eve! it is not
recommended that this be done.
= :_
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The characteristics that may be expected of these signals
at the GPI I/O Connector are shown in Figures 5 and 6.
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GPI Input Signal Requirements
The GPI input lines listed in Table 4 terminate in a
specially built card in the computer. This card contains the
collector load resistor and clamp diodes for an external transistor
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Instruction
OTA'0040
INA 0040
SKS 0040
SKS 0140
SKS 0240
SKS 0340
SKS 0440
SKS 0540
SKS 0640
SKS'0740
OCP'0040
OCP'0140
-- OCP'0Z40
OCP'0340
-- OCP'0440
- _ OCP' 0540
OCP'0640
, w OCP'0740
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TABLE 5
GPI I/0 INSTRUCTIONS
Function
Output from A, sense ready flip- flop
Input to A, sense ready flip-flop
Sense ready flip-flop
Sense EXT@I-
Sense EXT_2-
Sense EXT@3-
Sense not interrupting
Sense EXT@5-
Sense EXT@6-
Sense EXT_7-
Enable input mode, reset buffer, reset ready flip-
flop
Enable output mode, set buffer, set ready flip-flop
Output OCP_Z-
Enable DMC
Output OCP@4-
Output OCP¢5-
Output OCP_6-
Reset DMC stop interrupt flip-flop
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(see Figure 7). This method has the advantage of allowing input
from a device with logic levels that are incompatable with the
levels of the computer.
With the exception of the DIPXX-, SRDYX-, and SHIFT-
pulses, the rise and fail times of the signals at the Interface I[O
Connector are relatively unimportant. However, for reliability
in timing and to present reasonable rise and fall times to the logic
it is recommended that these times be no greater than 1.5 _ s.
The DIPXX-, SRDYX-, and SHIFT-pulses have, in addi-
tion to the rise and fall time requirements, a minimum time that
must be spent at the O volt level and a maximum repetition rate,
The requirements of these signals which are to be met at the
Interface I/O Connector are illustrated in Figure 8.
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GIOI I/O Connector
Connections are made to the GI°I I/O lines through a pair
of Winchester h4RAC-50S connectors. Tables 6 and 7 list the
connector pin assignments. Twisted pair cable is to be used in
wiring from the device to the I[O connector and each signal line
must have its associated ground line grounded in the device,
preferably near the origin or termination of the signal. No more
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0 volt
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90%'
10%
--j
2O
Inte rfac e
I/0 Connector DDP l16
To Logic
- -6v -18v
Figure 7 Input Line Termination
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max rain
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Figure 8 DIPXX-,SRDYX-, SHIFT-
Requirements
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Pin
A
B
C
D
E
F
H
J
K
L
M
N
P
R
S
T
U
V
W
X
Y
Z
a
b
C
d
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TABLE 6
GPI I/0 CONNECTOR G
Signal Pin Signal
EXT#4- e OTD_6-
EXT#4-GND f OTD@6-GND
OCP@Z- h IND_6-
OCP@Z-GND j IND_6-GND
IFSCD- k OTD#5-
IFSCD-GND m OTD@5 -GND
OCP_4- n IND_5-
OCP _4- GND p IND# 5-GND
SRDYX- r OTD#4-
SRDYX-GND s OTD¢4-GND
OCP05- t IND@4-
OCP#5-GND u IND¢4-GND
SHIFT- v OTD¢3-
SI-IIFT - w O T D _3-GND
OCP@6- x IND,3 -
OCP_6-GND y IND03-GND
DIPXX- y OTD@Z.-
DIPXX-GND AA OTD@Z- GND
OTD#8- BB IND_Z-
O TD_8- GND C C IND_2- GND
IND#8- DD OTD#I-
IND,8- GND EE OTD01 -GND
OTD@7 FF IND@I-
O TD_ 7- GND HH IND¢ 1-GND
IND07-
IND @7 - GND
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Pin
A
B
C
D
E
F
H
J
K
L
M
N
P
R
S
T
U
V
W
X
Y
Z
a
b
C
d
GPl I/0
Signal
EXT¢I-
EXTOl -GND
EXT_2-
EXT_2-GND
EXT_6-
EX T _ - GND
IFDMC-
!FDMC- GND
EXT_7-
EXT_7-GND
IFR DY -
IFRDY -GND
EXT¢5-
EXT_3-GND
IFINX
IFINX-GND
EXT05-
EXT_5-GND
OTDI6-
OTDI6-GND
IND 16 -
IND16-GND
OTDI5-
OTDI5-GND
INDI5-
IND 15 -GND
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TABLE 7
CONNEC TOR
Pin
e
f
h
J
k
rn
n
P
r
s
t
u
v
w
x
g
z
AA
BB
CC
DD
EE
FF
HH
H
OTD14-
OTDI4-GND
IND 14-
!ND 14- GND
OTDI3-
OTDI3-GND
IND 13 -
IND 13 -GND
OTDI2-GND
OTDI2-GND
IND 12 -
IND 12 -GND
OTDII-
OTD11-GND
IND 1l-
IND1 l-GND
OTDI_-
OTDI_-GND
IND 1 _-
IND l _- GND
OTD_9-
OTD_-GND
IND_9-
IN D_9- GND
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than 25 feet of cable is to be used in transmitting signals between
the device and the I/O connector.
Theory of Operation
A block diagram of the GPI is shown in Figure 9. In the
discussion that follows emphasis is placed on the control of I/O
data transfers,
The address and function decoding logic respond to the
ADBNN- lines whenever they are activated by the computer.
Internal and control OCP'S are formed by ANDing the decoded
Interface Function Codes (IFCNN) with the computer originated
OCPXX -.
The SKS and interrupt logic ANDs the condition to be
tested with the appropriate IFCNN to activate the DRLXX-line
and ORs IFRDY-, IFSFX- andEXT(D4- to activate the PILXX-
line, PILXX- is inhibited when the mask flip-flop is reset or
during DMC operations.
The buffer and I/O gating stores and channels the data to
be transferred. A zeros dropin is used when loading the buffer
from the computer and a ones dropin when loading it from the
24
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device. The reset and set controls perform the logic functions to
accomplish this.
Input Data Transfers
The Glml is prepared to receive data from the device either
by IFNCO-, which normalizes all control flip-flops and resets the
buffer, or by an OCP'0040 I/0 instruction which outputs OCP@@-.
OCP@@- sets the mode flip-flop to input (IFINX+), activates RESET-
to reset the buffer, and causes IFRRX+ to reset the ready flip-flop.
The ready flip-flop is reset on the trailing edge of IFRRX+. The
device may then load the buffer by sending a DIPXX- pulse to form
DIPSB+ (Dropin Pulse or Set Buffer) which sets those bits that have
a logical one on their respective INDNN- lines (ones dropin). The
ready flip-flop is set on the trailing edge of IFRRX+ which is
derived from the device originated SRDYX- pulse. After the com-
puter has taken the data from the buffer the RRLXX- pulse is
issued which forms RESET- and IFRRX+. The buffer may again be
loaded and the sequence repeated. Figure 10 shows the relative
timing of the signals.
Output Data Transfers
An OCP_I- pulse sets the mode flip-flop to output (IFOTX+),
activates SBROT- (Set Buffer on Output) and forms DIPSB+.
SBROT- acts as a pseudo INDNN- line with all ones, which DIPSB+
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loads into the buffer. IFSRX+ is also derived from OCP@I-. Data
is loaded into the buffer by OTPDA+ (Output Pulse to Device
Addressed) which resets those bits that have a logical zero on their
respective OTBNN- lines (zeros dropin). OTPDA+ is formed from
the OTPXX- pulse issued by the computer. RRLXX- is issued at
the same time as OTPXX- and forms IFRRX+. After the data has
been taken from the OTDNN- lines a SRDYX- pulse from the device
makes up SBROT-, DIPSB+ and IFSRX+. Figure Ii shows the
relative timing of the signals.
Shiftin_
Each shift pulse from the device shifts the contents of the
buffer one bit to the right and a zero into the most significant bit.
The shift occurs on the trailing edge of the shift pulse. Serial data
may be entered on any of the INDNN lines by a sequence of DIPXX-
and SHIFT- pulses or taken off any of the OTDNN lines by a series
of SHIFT- pulses. In addition, blocks of input data may be packed
in the buffer by loading the higher order bits with a block, shifting
the block its length and loading another block. Output data may be
blocked in a similar manner.
DMC Logic
I/0 transfers take place under DMC control in essentially
the same manner as just described.
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The notable differences are the substitution of the DMC
address (DALe3-) for the standard address from the address bus,
suspension of normal interrupts (PILXX- inhibited), and the activa-
tion of DIP_3- by IFRDY to inform the computer that a buffer/
device data transfer has been executed.
IFDMC- is set by an OCP'0340 and reset by an ERLXX-
from the computer or by an IFSCD- from the device. IFSCD- also
activates STOPX-. When IFDMC- is reset IFSFX+ (DMC Stop
Interrupt Flip-flop) is set to activate PILXX-. IFSFX+ is reset by
OCPI0740.
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CHAPTER III
THE MANIPULATOR LOGIC
Intr odu c ti on
The basic function of the Manipulator Logic is to multiplex
the single I/0 data channel from the General Purpose Interface to
provide communication with each of the seven manipulator axis
channels. A synchronizing pulse from the computer initializes a
three-bit axis counter which is used to sequentially select axis
channels for data transfer.
The computer generated digital position commands for each
axis are stored by the manipulator logic in separate ten-bit axis
buffers and converted to analog voltages by the servo system.
When operating the manipulator manually, position feed-
back to the computer can be accomplished by either of two analog
to digital conversion techniques. The first is implemented by the
manipulator logic, or hardware, and is conveniently referred to as
the Hardware Analog to Digital mode or HAD mode for brevity.
The second is done by a computer program, or software, and is
correspondingly named the Software Analog to Digital mode (SAD
mode). Either of these modes may be selected by program control.
In the HAD mode, each buffer functions as a bidirectional
(up-down) counter, whose counting direction is controlled by a pair
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of binary error signals from the servo system, to implement a
tracking analog to digital converter.
In the SAD mode, buffer counting is inhibited and the binary
error signals are sent to the computer in the form of a fourteen-bit
error word. The software then adjusts the contents of each buffer
until the error word is all zeros.
Figure 12 is a block diagram of the manipulator logic
showing one axis channel.
Multiplexing
The axis counter is normally in the zero state (all bits
reset) addressing axis zero. The synchronizing pulse from the
computer initiates an axis counter clear cycle (to insure that the
counter starts with the correct axis) and causes the counter to be
set to one. When the ready flip-flop in the General Purpose Inter-
face is reset, a sequence of timing pulses is generated that will
load the GPI buffer on input mode or the axis buffer on output mode,
set the ready flip-flop, and increment the axis counter.
Data is loaded into the axis buffers by a double ended drop
in. The output data lines are inverted, and the normal and inverted
lines applied to the set and reset level controls of their corres-
ponding bits in all axis buffers simultaneously. A buffer load pulse
is gated to the AC set and reset inputs of the buffer being addressed
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to load the buffer.
Whenever a buffer is being addressed by the axis counter
its contents are gated onto the input data lines to be loaded into the
GPI buffer. Figure 13 illustrates the logical connection for bit 16 of
Axes I and 2.
Figure 14 is a timing chart of the multiplexing operation.
An OCP_4- pulse sets the counter clear flip-flop (CLEAR+) and
delay flip-flop DELY 1+.
DELYI+ have been set,
CLEAR+ and DELY2+.
The first clock pulse after CLEAR+ and
sets DELY2+ and the next clock pulse resets
Resetting CLEAR+ resets DELAYI+ which
sets the start flip-flop, START+. Setting START+ sets the axis
counter to one. On the first clock pulse after START+ is set, and
the ready flip-flop (IFRDY-) is reset, a synchronizing fli-flop,
SYNCX+, will be set. The clock is inverted to form CRDYX-which
is AC coupled to a standard hand gate to form SRDYX- and DIPXX-
to set the ready flip-flop and load the GPI buffer in input mode, A
buffer load pulse, LDBFR+, is derived from CRDYX+ in output mode
and gated to the buffer being addressed. The trailing edge of
CRDYX+ increments the axis counter at the same time as SYNCX+ is
reset by the clock. When IFRDY- is reset by the computer SYNCX+
will again be set by the clock and the sequence repeated.
It is not necessary to address all seven axes since the
OCP_4- causes a counter clear before setting the axis counter to
w
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one. In addition, an OCP_2- will initiate a counter clear but will
not set DELYI+, so that START+ will not be set. START+ is reset
on a counter clear or by an axis counter overflow.
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Manual-Auto Selection
Manual and Automatic position commands originate from the
operator's control panel and the computer, respectively. Relays in
the servo system select one of these sources under control of a
Manual-Automatic flip-flop in the logic. This flip-flop must be
carefully controlled when a transition from Manual to Automatic is
to be made since the axis buffers may be in a random state. The
flip-flop will be set to Manual if any of the following conditions are
true :
a. Manual-Auto toggle switch on operator's control
panel in Manual,
b. Manipulator Logic not connected to GPI.
c. GPI in input mode.
d. Computer power off.
All of these conditions are under human control and can be used as
"emergency halts" to automatic manipulator movements that might
damage equipment or injure personnel.
If none of the conditions a, b, c, or d are true the flip-flop
will be set to Auto on the following conditions:
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e.
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Approximately 10 milliseconds after the last axis
buffer has been counted to a no error condition.
Approximately 20 milliseconds after the GPI has
been put into the output mode and no error exists.
g. Immediately by an OCP'0240 instruction,
Bidirectional Counting
The axis buffers are wired for ten bits of bidirectional
counting in the manner illustrated in Figure 15, which is athree-bit
implementation of the well-known 2 logical equations:
TAu = B " C" Pu
TBu = C" Pu
T C = Pu
for up counting, and;
m m
TAd = B " C " Pd
TBd = C" Pd
TCd = Pd
m
2 H.W. Mergler, et. al., "Digital Control Systems Engineering",
Case Institute of Technology Summer Program Notes, Cleveland,
Ohio, 196Z. Vol. I, p. 4- 8,
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for down counting.
The T input equation for flip-flop A implemented by the
three hand gates is:
T A = B • T B . Pu + B • T B Pd
which, since Pu ' Pd = O, reduces to
T A = (TAu + TAd ) = (B " C " Pu +B " C' Pd)
In a general form the T input equations for the Nth bit of an M bit
bidirectional counter are:
T N = (N'l Pu +N-1 Pd) • T N-1
Since triggering occurs on the trailing edge of the count
pulses (Pu or Pd) there is no carry propagation time. However,
the count pulse must remain negative long enough to ripple through
all the gates preceding the Mth T input.
Counting Pulses
The counting pulses for the axes buffers originate from a low
frequency oscillator in the servo system. The output of the osc$11a-
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tor is passed through several nand gates, shaped, and steered to
the up or down count lines by the binary error signals, The shaping
gates are also used to inhibit the oscillator output in the SAD and
Auto modes, when buffer counting is not desired.
Error Word
Whenever the START+ flip-flop is reset (axis counter in
zero state) the fourteen-bit error word formed from the binary
error signals is gated onto the input data lines. The error word is
loaded into the GPl buffer by an OCP'0640 instruction which issues
an OCP_6- to form DIPXX- and SRDYX-.
The error word is formated into seven two-bit groups, each
group represents the error in its associated buffer relative to a no
error condition, i.e., a positive error (0, I) implies that the
quantity in the buffer is too large and a negative error (I, 0) that it
is too small. A no error condition is indicated by (0,0).
P r0_ rammer s Info rmation
I/0 transfers with the axis buffers may be clone either by
INA and OTA instructions or under DMC control. In either case
the restrictions on starting and stopping the axis counter and/or
mode changes about to be described should be carefully noted by the
programmer.
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Output transfers - The manipulator logic will leave the
the ready flip-flop set after the last transfer has been
completed. Therefore, before changing mode, issuing an
OCP'0240 or a second OCP'0440, either SKS ready or be
certain that at least I0 microseconds of real time have
elapsed since the output data was put into the GPI buffer.
After a mode change from input to output, SKS Auto before
issuing an OCP'0440 (see Manual-Auto selection).
Input transfers - If all axes are addressed, the ready
flip-flop will be reset by the computer when the last
axis data is taken from the GPI buffer. A mode change,
OCP'0240 or OCP'0440 may then be issued. If only some
of the axes are to be addressed, the manipulator logic
will load the GPI buffer with one more axis and set the
ready flip-flop. For example, if only the first three
axes buffers are to be read, the logic will load the
fourth one into the GPI buffer and set the ready flip-flop.
Therefore, before changing mode, issuing an OCP'0240
or a second OCP'0440, either SKS ready or be certain
that at least 10 microseconds of real time have elapsed
since the last desired input data was taken from the
GPI buffer.
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Mode changes - Should never be made unless the axis
counter is reset.
Table 8 lists the I/0 instructions pertaining to the operation
of the manipulator. Figure 16 shows the format of the error word
and the names of each of the seven axes,
in ascending order, beginning with Axis i.
I
discussed in the following chapter.
The axes are addressed
The nomenclature is
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Instruction
OCP'0040
OCP'0140
OCP'0240
OCP'0440
OCP'0540
OCP'0640
SKS'0140
SKA'0240
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TABLE 8
MANIPULA TOR I / 0 INS TR UC TIONS
Function
Enables input mode, sets the mode flip-
flops in the GPI to input which in turn
forces manual mode on the manipulator.
Enables output mode, sets the mode flip-
flops in the GPI to output which in turn
permits auto mode.
Initiates an axis counter clear cycle.
Sets SAD mode. Sets the manual-auto
flip-flop to auto if permitted (see
OCP'0140).
Initiates an axis counter clear cycle and
sets DELYI+ which permits the axis
counter to be set to one at the end of the
cycle.
Resets SAD mode.
Loads error word into GPI.
Sense no error in all axes.
Sense auto mode.
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CHAPTER IV
THE MANIPULATOR
Intr oduction
In order to provide a realistic experimental system a
General Mills 3 Model 100 manipulator was purchased and modified
to resemble a PaR 4 model 3000.
The Model i00 has a hand which pivots about a wrist
attached to the lower end of a rotating hoist. The hoist is supported
by a wheeled platform, or carriage assembly which is mounted on
an overhead crane bridge. Typically, a Model 3000 system has, in
addition to the elements of the Model i00, shoulder and elbow pivots
which give it more versatility, and make it representative of the
state of the art in manipulators,
The Case Manipulator is shown in Figure 17. The arm
assembly, consisting of the shoulder elbow and wrist, was added to
the Model i00 to increase the number of axes to seven, as in the
Model 3000.
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3, 4 Manufactured and distributed by Programmed and Remote
Systems Corporation (PAR), St. Paul, Minnesota
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Manipulator Specifications
Table 9 lists the specifications of the Case Manipulator,
and compares them with the specifications of the PaR 3000. The
velocities given are nominal no load maximums. Under rated load
they are typically 0.6 of the no load velocities.
The absolute pivot angles specified in Table 9 are mea-
sured from a vertical line through the pivot. The relative angles
are measured from the center line of the preceding member.
Figure 18 illustrates these angles. Notice that the absolute angle
of the hand is the same with the forearm in a different position.
The absolute angle of any element is changed only when that
element is pivoted.
The Arm
The various parts of the arm correspond to similar parts
of the human arm. It has a reach of 42 inches from the shoulder
pivot and a load capacity of 50 pounds at the hand, with the hand in
any position. The basic dimensions of the arm are shown in
Figure 19.
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The motors and drives for the pivots are mounted in the
shoulder. Power is transmitted to the pivots by roller chains and
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TABLE 9
MANIPULATOR SPECIFICATIONS
Element Case Manip.
Bridge
Travel .............. 14.5 feet
Velocity ............. 10fpm
Carriage
Travel .............. 12 feet
Velocity ............. 7.5fpm
PaR 3000
These depend
the particular
installation•
on
Hoist
Travel .............. 4 feet
Velocity ............. 8fpm
(a)Shoulder Rotation
Travel .............. 720 ° ............ , .... Continious
Velocity.•. .......... 1 5rpm .............. 1.5_pm
Shoulder Pivot
Travel
Relative .......... 220 ° ............... ., 250 °
Absolute .......... Z20 ° ................. 250 °
Velocity ............. 1.5rpm .............. Z. 5rpm
Elbow Pivot
T ravel
Relative .......... 270 ° 270 °
° • • • • • ! • • • • • • • • i •
Absolute ......... 370 ° .......... ,. , .... 360 °
Velocity .......... ,. 1,5rpm .............. g.5rpm
Wrist Pivot
Travel
Relative .......... 280 ° . , ............... 310 °
Absolute ....... .. 540 ° ............... '. 610 °
Velocity ............ 1,5rpm .............. 2.5rpm
(a) The PaR 3000 shoulder rotation is in the plane of attachment
to its supporting structure. In the Case Manipulator the
supporting structure (Hoist) rotates, thus rotating the shoulder.
r49
TABLE 9 (Continued)
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Element Case Manip. PaR 3000
(b)Hand Rotation .............
T ravel .............. C ontinious ............ Continious
Velocity ............ 50rpm ............... 7rpm
(b) Grip
Opening ............. 4 in ................. 4 in
Velocity ............ 120ipm ............... 20ipm
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(b) These elements are not considered in the control algorithims
currently being developed, nor are they under computer
Control at the time of this writing. However; both items are
contemplated for the future.
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sprockets mounted on the arm. Back-lash is held to a minimum by
pre-loading the chain with chain tighteners. When properly pre-
loaded the maximum tension in any chain, under full load, is less
than 600 pounds. The chain is I/2" pitch American Standard 40 and
has an ultimate yield strength of 3700 pounds. This provides a
nominal factor of safety of 6 to i , to take into account shock loads
and occasional overloads.
The motors are interlocked by limit switches on the
pivots to prevent the maximum pivot angles from being exceeded.
The feedback potentiometers for the pivots are also
mounted in the shoulder. They are coupled to the drive by PIC 5
timing belts and gears so that they measure the absolute pivot
angle s.
Figure 20 shows the mounting of some of the components
in the shoulder. The umbilical cord carries the wiring for the ellx_
and wrist limit switches and the power to the hand motors. Power
to the shoulder is via a cable through the center of the hoist.
L .
PIC Design Corporation, Subsidiary of Benrus Watch Company,
Inc., East Rockaway, Long Island, New York.
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Figure Z0 Shoulder
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Hoist Drive
The original hoist motor on the Model i00 was a
repulsion motor which was not compatible with the motor controls
in the servo system. Accordingly it and its associated gear head
were replaced with an assembly consisting of a universal motor
and a chain reduction drive. The universal motor provided the
desired compatability and the chain drive simplified the installation,
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GPI Logic Diagrams
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Standard Computer Control Company logic and notation is
used for the General Purpose Interface to provide comparability
with the DDP 1!6 computer. Signals are identified by a five-
character alphanumeric mnemonic, followed by a sign, and
occasionally by a letter to denote one of a series of lines with the
same signal. The sign is plus (+) for a true (-6v) signal and minus
(-) for a negated (0v I signal. Table l0 summarizes the notation
used.
Bracketed numbers appearing next to the signal
mnemonics indicate the drawing that shows the origin of the signal.
If the origin number for a signal is absent on a particular drawing,
one of the following assumptions may usually be made:
(1) The signal appears elsewhere on the
drawing with an origin number.
(2) The signal originates on the drawing.
(3) The signal belongs to a class of signals
whose origin is indicated elsewhere on
the drawing.
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TABLE i0
LOGIC NOTATrON
Use
Nand Gate.
Nand Gate with diode
cluster for expanding
input s •
Nand Gate with seperate
load circuits for paralleling
outputs. The paralleled
outputs perform an AND
operation for ones (-6v),
and an OR operation for
zeros (Or).
Non-inverting Power
Amplifier
m[]
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TABLE i0 (Continued)
Use
w
_J
S Level -- "_ I
AC S --_--Set
AC S---_J I
i I
", J_--Reset
AC R -- ___JR Level --
Gated Flip-Flop
DC S---_
S Level --
AC ---_
R Level --
DC R---_
--Set
--Reset
M ultipur po s e
Flip -Flop
DC s -- ---_
S Level -- J-_ .... Set
R Level ...... Reset
---4_ ---_
Shift _ T
Reset - _
Shift Register
!
OTB_I -
A
Primary Computer
Line (I/O:Bus). The
symbol /_ indicates
the ground return of
the twisted pair.
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The logic cards for the General Purpose Interface are
located in racks G and H of the third computer bay, Figure 21
shows the location of the racks, and Figure 22 the placement of the
cards in the racks. The logic drawings are shown in Figures 23
through 37.
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APPENDIX II
LOGIC CARDS
The logic cards used in the Manipulator Logic are com-
patible with the standard Computer Control Company logic in the
General Purpose Interface. Continuity of notation is maintained by
using symbols similar to those in Appendix I.
Table II summarizes the logic cards and references their
circuit diagrams and terminals.
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TABLE 11
SUMMARY OF LOGIC CARDS
Circuit/ \
Type Description _aJ Diagram Terminals
FF Flip-flops: four flip-flops per
card,
Fig. 38 Fig. 38
SG Standard Gate: 12 two-input Fig. 39 Fig. 39
gates per card.
HD Heavy Duty version of SG. Fig, 39 Fig. 39
CD Computer Driver: 12 GPI input Fig. 40 Fig. 40
line drivers per card_ Normally
used in conjunction with Light
Driver (LD) cards.
BG Bi-directional counter Gates: Fig. 39 Fig. 41
specially wired version of SG.
Increases effective number of
input terminals by taking advan-
tage of the fact that some gates
use the same signals.
BD Combination of BG and CD. Figs. 39, Fig. 42
Terminals 5 through 22 are 40
CD type gates; 23 through 40
are BG type.
AC Axis Counter decode: Terminal Fig, 39 Fig. 41
connections are the same as the
BG card except input terminal
i0 is used only once, with output
terminal 8, Uses HD components.
w
_)--Some gates have the collector load resistor omitted. These
are indicated by an asterisk (*) in the symbol for the gate.
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EC
TABLE II (Continued)
Light Driver card: Has a light
during transistor on the card.
Supplies base drive current for
Computer Driver (CD) and D/A
converters. Six per card.
Power Amplifier: Six per card.
Error Card: Specially wired
version of SG. Functions as
14 input OR Gate. See Logic
Diagrams, Fig. 60
Fig. 43
Fig. 44
Fig. 39
Fig. 43
Fig. 44
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APPENDIX III
MANIPULATOR LOGIC CIRCUITS
Introduction
This section contains the circuit details of the Manipulator
Logic. Wiring diagrams show the logical and electrical connec-
tions of the control sections of the logic. Block diagrams and
generalized schematics are used to describe the wiring of the axis
buffers, which are essentially identica1,
The logic cards are contained in three racks in the
Manipulator Cabinet shown in Figure 45, and placed in the racks
according to the diagram of Figure 46.
Bidirectional Counting Circuitry
Figure 47 illustrates the method used to describe the
axis buffer bidirectional counting circuitry. Each block repre-
sents two bits of a four-bit bidirectional counter; by cascading
more blocks, the schematic for a larger counter can be repre-
sented.
The details of Circuits A and B are shown in Figure 48,
along with block diagrams of the seven I0 bit axis buffers. The
circuit (Ckt. A or Ckt. B) and the location of the FF and BG or
BD cards for a particular buffer are indicated in the blocks
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representing that buffer.
shown above the blocks,
corresponding circuit.
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The bit numbers for each half block are
and indicate the right or left half of the
Use of the block diagrams is illustrated
in the following example.
J
l
J
i.
m
m
i
g
z
m l
!m
E=
m
l
w
w
Example :
Find the input terminal to the gate that drives the com-
plement input of Bit 8, Axis 3_ The block diagram for Axis 3
indicates that this gate is shown in the left half of Circuit B, and
is on a BD card in Rack A, location 12. Referring to Circuit B,
the terminal is found to be terminal number 33.
Buffer Read In and Read Out Wiring
Figures 49 through 5Z illustrate the Read In, and
Figures 53 through 56, the Read Out wiring for the axis buffers.
The lists in the figures specify the card location and terminal
numbers of each of the terminals indicated on the schematic.
Use of the lists is illustrated in the following example.
Example :
Find the input terminal to the CD gate that is activated
when the buffer for Axis 5 has a one in bit 12. Referring to
Figure 53, which is valid for Axis l, Rack A or Axis 5, Rack C,
it is seen from the schematic that this terminal has the code
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CDIN. Entering the list at the left, under Bit IZ, and proceeding
to the column headed CDIN, the sequence of numbers 17-23 is
found. Thus, the terminal sought is in Rack C, on the card in
location 17, and is terminal number Z3 of that card.
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Control Lo$ic
Figures 57 through 63 show the wiring of the control sec-
tions of the Manipulator Logic. The operation of these sections is
straightforward and is described in Chapter III.
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